

# LM5109B High Voltage 1A Peak Half Bridge Gate Driver

Check for Samples: LM5109B

## **FEATURES**

- Drives Both a High-Side and Low-Side N-Channel MOSFET
- 1A peak Output Current (1.0A Sink / 1.0A Source)
- Independent TTL Compatible Inputs
- Bootstrap Supply Voltage to 108V DC
- Fast Propagation Times (30 ns Typical)
- Drives 1000 pF Load with 15ns Rise and Fall Times
- Excellent Propagation Delay Matching (2 ns Typical)
- Supply Rail Under-Voltage Lockout
- Low Power Consumption
- Pin Compatible with ISL6700

## TYPICAL APPLICATIONS

- Current Fed Push-Pull Converters
- Half and Full Bridge Power Converters
- Solid State Motor Drives
- Two Switch Forward Power Converters


## Simplified Block Diagram

## **PACKAGE**

- SOIC-8
- WSON-8 (4 mm x 4 mm)

## DESCRIPTION

The LM5109B is a cost effective, high voltage gate driver designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 90V. The outputs are independently controlled with TTL compatible input thresholds. The robust level shift technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high-side gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails. The device is available in the SOIC-8 and the thermally enhanced WSON-8 packages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



## **Connection Diagrams**




Figure 1. 8-Pin SOIC Package See Package Number D (R-PDSO-G8)



Figure 2. 8-Pin WSON Package See Package Number NGT0008A

## **PIN DESCRIPTIONS**

Piı	n #	Nome	Decemention	Application Information				
SOIC-8	WSON-8 <sup>(1)</sup>	Name	Description	Application Information				
1	1	V <sub>DD</sub>	Positive gate drive supply  Locally decouple to V <sub>SS</sub> using low ESR/E located as close to IC as possible.					
2	2	НІ	High side control input	The HI input is compatible with TTL input thresholds. Unused HI input should be tied to ground and not left open.				
3	3	LI	Low side control input	The LI input is compatible with TTL input thresholds. Unused LI input should be tied to ground and not left open.				
4	4	V <sub>SS</sub>	Ground reference	All signals are referenced to this ground.				
5	5	LO	Low side gate driver output	Connect to the gate of the low-side N-MOS device.				
6	6	HS	High side source connection	Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side N-MOS device.				
7	7	НО	High side gate driver output	Connect to the gate of the high-side N-MOS device.				
8	8	НВ	High side gate driver positive supply rail	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal of the bootstrap capacitor to HS. The bootstrap capacitor should be placed as close to IC as possible.				

<sup>(1)</sup> For WSON-8 package it is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PCB and the ground plane should extend out from underneath the package to improve heat dissipation.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



## Absolute Maximum Ratings(1)(2)

V <sub>DD</sub> to V <sub>SS</sub>	-0.3V to 18V
HB to HS	-0.3V to 18V
LI or HI to V <sub>SS</sub>	-0.3V to V <sub>DD</sub> +0.3V
LO to V <sub>SS</sub>	-0.3V to V <sub>DD</sub> +0.3V
HO to V <sub>SS</sub>	V <sub>HS</sub> -0.3V to V <sub>HB</sub> +0.3V
HS to V <sub>SS</sub> <sup>(3)</sup>	-5V to 90V
HB to V <sub>SS</sub>	108V
Junction Temperature	-40°C to +150°C
Storage Temperature Range	−55°C to +150°C
ESD Rating HBM <sup>(4)</sup>	1.5 kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V<sub>DD</sub> 15V. For example, if V<sub>DD</sub> = 10V, the negative transients at HS must not exceed -5V.
- (4) The human body model is a 100 pF capacitor discharged through a  $1.5k\Omega$  resistor into each pin.

## **Recommended Operating Conditions**

$V_{DD}$	8V to 14V
HS <sup>(1)</sup>	-1V to 90V
НВ	V <sub>HS</sub> +8V to V <sub>HS</sub> +14V
HS Slew Rate	< 50 V/ns
Junction Temperature	−40°C to +125°C

<sup>(1)</sup> In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V<sub>DD</sub> - 15V. For example, if V<sub>DD</sub> = 10V, the negative transients at HS must not exceed -5V.

#### **Electrical Characteristics**

Specifications in standard typeface are for  $T_J$  = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified,  $V_{DD} = V_{HB} = 12V$ ,  $V_{SS} = V_{HS} = 0V$ , No Load on LO or HO<sup>(1)</sup>.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY C	URRENTS					
I <sub>DD</sub>	V <sub>DD</sub> Quiescent Current	LI = HI = 0V		0.3	0.6	mA
I <sub>DDO</sub>	V <sub>DD</sub> Operating Current	f = 500 kHz		1.8	2.9	mA
I <sub>HB</sub>	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA
I <sub>HBO</sub>	Total HB Operating Current	f = 500 kHz		1.4	2.8	mA
I <sub>HBS</sub>	HB to V <sub>SS</sub> Current, Quiescent	$V_{HS} = V_{HB} = 90V$		0.1	10	μΑ
I <sub>HBSO</sub>	HB to V <sub>SS</sub> Current, Operating	f = 500 kHz		0.5		mA
INPUT PIN	S LI and HI					
V <sub>IL</sub>	Low Level Input Voltage Threshold		8.0	1.8		V
V <sub>IH</sub>	High Level Input Voltage Threshold			1.8	2.2	V
R <sub>I</sub>	Input Pulldown Resistance		100	200	500	kΩ
UNDER VO	LTAGE PROTECTION					
$V_{DDR}$	V <sub>DD</sub> Rising Threshold	V <sub>DDR</sub> = V <sub>DD</sub> - V <sub>SS</sub>	6.0	6.7	7.4	V
$V_{DDH}$	V <sub>DD</sub> Threshold Hysteresis			0.5		V
$V_{HBR}$	HB Rising Threshold	V <sub>HBR</sub> = V <sub>HB</sub> - V <sub>HS</sub>	5.7	6.6	7.1	V

<sup>1)</sup> Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Average Outgoing Quality Level (AOQL).



## **Electrical Characteristics (continued)**

Specifications in standard typeface are for  $T_J = +25$ °C, and those in **boldface type** apply over the full **operating junction** temperature range. Unless otherwise specified, V<sub>DD</sub> = V<sub>HB</sub> = 12V, V<sub>SS</sub> = V<sub>HS</sub> = 0V, No Load on LO or HO<sup>(1)</sup>.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
$V_{HBH}$	HB Threshold Hysteresis			0.4		V
LO GATE	DRIVER					
V <sub>OLL</sub>	Low-Level Output Voltage	$I_{LO}$ = 100 mA, $V_{OHL}$ = $V_{LO} - V_{SS}$		0.38	0.65	V
V <sub>OHL</sub>	High-Level Output Voltage	$I_{LO} = -100 \text{ mA}, V_{OHL} = V_{DD} - V_{LO}$		0.72	1.20	V
I <sub>OHL</sub>	Peak Pullup Current	$V_{LO} = 0V$		1.0		Α
I <sub>OLL</sub>	Peak Pulldown Current	V <sub>LO</sub> = 12V		1.0		Α
HO GATE	DRIVER					
V <sub>OLH</sub>	Low-Level Output Voltage	$I_{HO}$ = 100 mA, $V_{OLH}$ = $V_{HO}$ $V_{HS}$		0.38	0.65	V
V <sub>OHH</sub>	High-Level Output Voltage	$I_{HO} = -100 \text{ mA}, V_{OHH} = V_{HB} - V_{HO}$		0.72	1.20	V
Іонн	Peak Pullup Current	$V_{HO} = 0V$		1.0		Α
I <sub>OLH</sub>	Peak Pulldown Current	V <sub>HO</sub> = 12V		1.0		Α
THERMAL	RESISTANCE					
$\theta_{JA}$	Lunction to Ambient	SOIC-8 <sup>(2)(3)</sup>		160		9000
	Junction to Ambient	WSON-8 <sup>(2)(3)</sup>		40		°C/W

<sup>(2) 4</sup> layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See the AN-1187 Application Report (SNOA401). The  $\theta_{JA}$  is not a constant for the package and depends on the printed circuit board design and the operating conditions.


## **Switching Characteristics**

Specifications in standard typeface are for  $T_J = +25$ °C, and those in **boldface type** apply over the full **operating junction** temperature range. Unless otherwise specified,  $V_{DD} = V_{HB} = 12V$ ,  $V_{SS} = V_{HS} = 0V$ , No Load on LO or HO.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>LPHL</sub>	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)			30	56	ns
t <sub>HPHL</sub>	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)			30	56	ns
t <sub>LPLH</sub>	Lower Turn-On Propagation Delay (LI Rising to LO Rising)			32	56	ns
t <sub>HPLH</sub>	Upper Turn-On Propagation Delay (HI Rising to HO Rising)			32	56	ns
t <sub>MON</sub>	Delay Matching: Lower Turn-On and Upper Turn-Off			2	15	ns
t <sub>MOFF</sub>	Delay Matching: Lower Turn-Off and Upper Turn-On			2	15	ns
t <sub>RC</sub> , t <sub>FC</sub>	Either Output Rise/Fall Time	C <sub>L</sub> = 1000 pF		15	-	ns
t <sub>PW</sub>	Minimum Input Pulse Width that Changes the Output			50		ns



## **Typical Performance Characteristics**










Figure 5.










Figure 6.

#### **Propagation Delay vs Temperature**





Figure 8.



## **Typical Performance Characteristics (continued)**

# LO and HO High Level Output Voltage vs Temperature



INIT ETOTTOTAL (O

Figure 9.

#### **Undervoltage Rising Thresholds vs Temperature**





Figure 11.

#### Input Thresholds vs Temperature



# LO and HO Low Level Output Voltage vs Temperature




Figure 10.

#### **Undervoltage Hysteresis vs Temperature**




Figure 12.

#### Input Thresholds vs Supply Voltage




Figure 14.

Submit Documentation Feedback



## **Timing Diagram**




Figure 15.

#### **Layout Considerations**

Optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

- 1. Low ESR/ESL capacitors must be connected close to the IC between  $V_{DD}$  and  $V_{SS}$  pins and between HB and HS pins to support high peak currents being drawn from  $V_{DD}$  and HB during the turn-on of the external MOSFETs.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the MOSFET drain and ground (V<sub>SS</sub>).
- 3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding considerations:
  - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver should be placed as close as possible to the MOSFETs.
  - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.



## **HS Transient Voltages Below Ground**

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

- 1. HS must always be at a lower potential than HO. Pulling HO more than -0.3V below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.
- 2. HB to HS operating voltage should be 15V or less. Hence, if the HS pin transient voltage is -5V, VDD should be ideally limited to 10V to keep HB to HS below 15V.
- 3. Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.



## **REVISION HISTORY**

CI	hanges from Revision A (March 2013) to Revision B	Page
•	Changed layout of National Data Sheet to TI format	8

www.ti.com 30-Sep-2021

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM5109BMA	NRND	SOIC	D	8	95	Non-RoHS & Green	Call TI	Level-1-235C-UNLIM	-40 to 125	L5109 BMA	
LM5109BMA/NOPB	ACTIVE	SOIC	D	8	95	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 125	L5109 BMA	Samples
LM5109BMAX/NOPB	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI   SN	Level-1-260C-UNLIM	-40 to 125	L5109 BMA	Samples
LM5109BSD/NOPB	ACTIVE	WSON	NGT	8	1000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	5109BSD	Samples
LM5109BSDX/NOPB	ACTIVE	WSON	NGT	8	4500	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	5109BSD	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

## **PACKAGE OPTION ADDENDUM**

www.ti.com 30-Sep-2021

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LM5109B:

Automotive : LM5109B-Q1


NOTE: Qualified Version Definitions:


• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 13-Aug-2022

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5109BMAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5109BSD/NOPB	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1
LM5109BSDX/NOPB	WSON	NGT	8	4500	330.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1



www.ti.com 13-Aug-2022




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5109BMAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LM5109BSD/NOPB	WSON	NGT	8	1000	208.0	191.0	35.0
LM5109BSDX/NOPB	WSON	NGT	8	4500	367.0	367.0	35.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 13-Aug-2022

## **TUBE**




## \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM5109BMA	D	SOIC	8	95	495	8	4064	3.05
LM5109BMA	D	SOIC	8	95	495	8	4064	3.05
LM5109BMA/NOPB	D	SOIC	8	95	495	8	4064	3.05



PLASTIC SMALL OUTLINE - NO LEAD




#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE INTEGRATED CIRCUIT



## NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated