

# Rail-to-Rail Input/Output, 10 MHz Op Amps

#### **Features**

• Rail-to-Rail Input/Output

· Wide Bandwidth: 10 MHz (typical)

Low Noise: 8.7 nV/√Hz at 10 kHz (typical)

· Low Offset Voltage:

Industrial Temperature: ±500 μV (max.)

- Extended Temperature: ±250 µV (max.)

Mid-Supply V<sub>REF</sub>: MCP6021 and MCP6023

· Low Supply Current: 1 mA (typical)

· Total Harmonic Distortion:

- 0.00053% (typical, G = 1 V/V)

· Unity Gain Stable

· Power Supply Range: 2.5V to 5.5V

· Temperature Range:

- Industrial: -40°C to +85°C

- Extended: -40°C to +125°C

 AEC-Q100 Qualified, see Section "Product Identification System (Automotive)"


## **Applications**

- Automotive
- Multi-Pole Active Filters
- · Audio Processing
- DAC Buffer
- Test Equipment
- Medical Instrumentation

## **Design Aids**

- SPICE Macro Models
- FilterLab<sup>®</sup> Software
- MPLAB<sup>®</sup> Mindi™ Analog Simulator
- Microchip Advanced Part Selector (MAPS)
- Analog Demonstration and Evaluation Boards
- · Application Notes

**Typical Application** 




#### **Description**

The MCP6021, MCP6021R, MCP6022, MCP6023 and MCP6024 from Microchip Technology Inc. are rail-to-rail input and output operational amplifiers with high performance. Key specifications include: wide bandwidth (10 MHz), low noise (8.7 nV/ $\sqrt{\text{Hz}}$ ), low input offset voltage and low distortion (0.00053% THD+N). The MCP6023 also offers a Chip Select pin ( $\overline{\text{CS}}$ ) that gives power savings when the part is not in use.

The single MCP6021 and MCP6021R are available in SOT-23-5 packages. The single MCP6021, single MCP6023 and dual MCP6022 are available in 8-lead PDIP, SOIC and TSSOP packages. The Extended Temperature single MCP6021 is available in 8-lead MSOP. The quad MCP6024 is offered in 14-lead PDIP, SOIC and TSSOP packages.

The MCP6021/1R/2/3/4 family is available in Industrial and Extended temperature ranges. It has a power supply range of 2.5V to 5.5V.

### **Package Types**



NOTES:

# 1.0 ELECTRICAL CHARACTERISTICS

## **Absolute Maximum Ratings†**

| $V_{DD} - V_{SS}$   |
|---|
| Current Analog Input Pins (V <sub>IN</sub> +, V <sub>IN</sub> -)±2 mA         |
| Analog Inputs ( $V_{IN}$ +, $V_{IN}$ -) †† $V_{SS}$ – 1.0V to $V_{DD}$ + 1.0V |
| All Other Inputs and Outputs $V_{SS}$ – 0.3V to $V_{DD}$ + 0.3V               |
| Difference Input Voltage V <sub>DD</sub> – V <sub>SS</sub>                    |
| Output Short-Circuit CurrentContinuous  |
| Current at Output and Supply Pins±30 mA                                       |
| Storage Temperature65°C to +150°C   |
| Maximum Junction Temperature+150°C  |
| ESD Protection on All Pins (HBM; MM) $\geq$ 2 kV; 200V                        |

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2, Input Voltage Limits.

#### DC ELECTRICAL CHARACTERISTICS

| Parameters                                | Sym.                          | Min.                 | Тур.                 | Max.                  | Units          | Conditions  |
|---|-------------------------------|----------------------|----------------------|-----------------------|----------------|---|
| Input Offset                              |                               |                      |                      |                       |                |   |
| Input Offset Voltage:                     |                               |                      |                      |                       |                |   |
| Industrial Temperature Parts              | Vos                           | -500                 | _                    | +500                  | μV             | V <sub>CM</sub> = 0V  |
| Extended Temperature Parts                | Vos                           | -250                 | _                    | +250                  | μV             | V <sub>CM</sub> = 0V, V <sub>DD</sub> = 5.0V                                      |
| Extended Temperature Parts                | V <sub>OS</sub>               | -2.5                 | _                    | +2.5                  | mV             | V <sub>CM</sub> = 0V, V <sub>DD</sub> = 5.0V,<br>T <sub>A</sub> = -40°C to +125°C |
| Input Offset Voltage Temperature Drift    | $\Delta V_{OS}/\Delta T_{A}$  | _                    | ±3.5                 | _                     | μV/°C          | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$                                    |
| Power Supply Rejection Ratio              | PSRR                          | 74                   | 90                   | _                     | dB             | V <sub>CM</sub> = 0V  |
| Input Current and Impedance               |                               |                      |                      |                       |                |   |
| Input Bias Current:                       | Ι <sub>Β</sub>                | _                    | 1                    | _                     | pА             |   |
| Industrial Temperature Parts              | I <sub>B</sub>                | _                    | 30                   | 150                   | pА             | T <sub>A</sub> = +85°C  |
| Extended Temperature Parts                | Ι <sub>Β</sub>                | _                    | 640                  | 5,000                 | pА             | T <sub>A</sub> = +125°C   |
| Input Offset Current                      | I <sub>OS</sub>               | _                    | ±1                   | _                     | pА             |   |
| Common-Mode Input Impedance               | Z <sub>CM</sub>               | _                    | 10 <sup>13</sup>   6 | _                     | $\Omega    pF$ |   |
| Differential Input Impedance              | Z <sub>DIFF</sub>             | _                    | 10 <sup>13</sup>   3 | _                     | $\Omega    pF$ |   |
| Common-Mode                               |                               |                      |                      |                       |                |   |
| Common-Mode Input Range                   | $V_{CMR}$                     | $V_{SS} - 0.3$       | _                    | V <sub>DD</sub> + 0.3 | V              |   |
| Common-Mode Rejection Ratio               | CMRR                          | 74                   | 90                   | _                     | dB             | $V_{DD} = 5V$ , $V_{CM} = -0.3V$ to 5.3V  |
|   | CMRR                          | 70                   | 85                   | _                     | dB             | $V_{DD} = 5V, V_{CM} = 3.0V \text{ to } 5.3V$                                     |
|   | CMRR                          | 74                   | 90                   | _                     | dB             | $V_{DD} = 5V, V_{CM} = -0.3V \text{ to } 3.0V$                                    |
| Voltage Reference (MCP6021 and MC         | P6023 only)                   |                      |                      |                       |                |   |
| $V_{REF}$ Accuracy $(V_{REF} - V_{DD}/2)$ | V <sub>REF_ACC</sub>          | -50                  | 1                    | +50                   | mV             |   |
| V <sub>REF</sub> Temperature Drift        | $\Delta V_{REF}/\Delta T_{A}$ | _                    | ±100                 | _                     | μV/°C          | $T_A = -40^{\circ}C \text{ to } +125^{\circ}C$                                    |
| Open-Loop Gain                            |                               |                      |                      |                       |                |   |
| DC Open-Loop Gain (Large Signal)          | A <sub>OL</sub>               | 90                   | 110                  |                       | dB             | $V_{CM} = 0V,$<br>$V_{OUT} = V_{SS} + 0.3V \text{ to } V_{DD} - 0.3V$             |
| Output                                    |                               |                      |                      |                       |                |   |
| Maximum Output Voltage Swing              | $V_{OL}, V_{OH}$              | V <sub>SS</sub> + 15 | _                    | V <sub>DD</sub> – 20  | mV             | 0.5V input overdrive  |
| Output Short Circuit Current              | I <sub>SC</sub>               | _                    | ±30                  | _                     | mA             | V <sub>DD</sub> = 2.5V  |
|   | I <sub>SC</sub>               | _                    | ±22                  | _                     | mA             | V <sub>DD</sub> = 5.5V  |
| Power Supply                              |                               |                      |                      |                       |                |   |
| Supply Voltage                            | $V_{DD}$                      | 2.5                  |                      | 5.5                   | ٧              |   |
| Quiescent Current per Amplifier           | ΙQ                            | 0.5                  | 1.0                  | 1.35                  | mA             | I <sub>O</sub> = 0  |

#### **AC ELECTRICAL CHARACTERISTICS**

Electrical Specifications: Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to +5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $V_{DD}/2$  and  $V_{DD}/2$  a

| N <sub>L</sub> = 10 k32 to V <sub>DD</sub> /2 and O <sub>L</sub> = 00 μ1. |                     |      |         |      |        |  |  |  |
|---|---------------------|------|---------|------|--------|--|--|--|
| Parameters  | Sym.                | Min. | Тур.    | Max. | Units  | Conditions   |  |  |
| AC Response   |                     |      |         |      |        |  |  |  |
| Gain Bandwidth Product  | GBWP                | _    | 10      | _    | MHz    |  |  |  |
| Phase Margin  | PM                  | _    | 65      | _    | 0      | G = +1 V/V   |  |  |
| Settling Time, 0.2%   | t <sub>SETTLE</sub> | _    | 250     | _    | ns     | G = +1 V/V, V <sub>OUT</sub> = 100 mV <sub>p-p</sub>                                       |  |  |
| Slew Rate   | SR                  | _    | 7.0     | _    | V/µs   |  |  |  |
| Total Harmonic Distortion Plus Noise                                      |                     |      |         |      |        |  |  |  |
| f = 1 kHz, G = +1 V/V   | THD + N             | _    | 0.00053 | _    | %      | $V_{OUT}$ = 0.25V to 3.25V (1.75V ± 1.50V <sub>PK</sub> ),<br>$V_{DD}$ = 5.0V, BW = 22 kHz |  |  |
| $f = 1 \text{ kHz}, G = +1 \text{ V/V}, R_L = 600\Omega$                  | THD + N             | _    | 0.00064 | _    | %      | $V_{OUT}$ = 0.25V to 3.25V (1.75V ± 1.50V <sub>PK</sub> ),<br>$V_{DD}$ = 5.0V, BW = 22 kHz |  |  |
| f = 1 kHz, G = +1 V/V   | THD + N             | _    | 0.0014  | _    | %      | $V_{OUT} = 4V_{P-P}, V_{DD} = 5.0V, BW = 22 \text{ kHz}$                                   |  |  |
| f = 1 kHz, G = +10 V/V  | THD + N             | _    | 0.0009  | _    | %      | $V_{OUT} = 4V_{P-P}, V_{DD} = 5.0V, BW = 22 kHz$   |  |  |
| f = 1 kHz, G = +100 V/V   | THD + N             | _    | 0.005   | _    | %      | $V_{OUT} = 4V_{P-P}, V_{DD} = 5.0V, BW = 22 \text{ kHz}$                                   |  |  |
| Noise   |                     |      |         |      |        |  |  |  |
| Input Noise Voltage   | E <sub>ni</sub>     | _    | 2.9     | _    | μVp-p  | f = 0.1 Hz to 10 Hz  |  |  |
| Input Noise Voltage Density   | e <sub>ni</sub>     | _    | 8.7     | _    | nV/√Hz | f = 10 kHz   |  |  |
| Input Noise Current Density   | i <sub>ni</sub>     | _    | 3       | _    | fA/√Hz | f = 1 kHz  |  |  |


# MCP6023 CHIP SELECT (CS) ELECTRICAL CHARACTERISTICS

**Electrical Specifications:** Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to +5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L$  = 10 k $\Omega$  to  $V_{DD}/2$  and  $C_L$  = 60 pF. **Parameters** Min. Units Conditions Sym. Тур. Max. CS Low Specifications 0.2 V<sub>DD</sub> CS Logic Threshold, Low  $V_{IL}$  $V_{SS}$ CS Input Current, Low  $\overline{CS} = V_{SS}$ -1.0 0.01 ICSL μΑ **CS** High Specifications CS Logic Threshold, High  $V_{IH}$ 0.8 V<sub>DD</sub>  $V_{DD}$ CS Input Current, High μΑ  $\overline{\text{CS}} = V_{\text{DD}}$ 0.01 2.0 I<sub>CSH</sub>  $\overline{\text{CS}} = V_{\text{DD}}$ **GND Current** -2 -0.05  $I_{SS}$ μΑ Amplifier Output Leakage  $\overline{\text{CS}} = V_{\text{DD}}$ 0.01 I<sub>O(LEAK)</sub> **CS** Dynamic Specifications  $\frac{G}{CS}$  = +1,  $V_{IN}$  =  $V_{SS}$ ,  $\frac{G}{CS}$  = 0.2  $V_{DD}$  to  $V_{OUT}$  = 0.45  $V_{DD}$  time CS Low to Amplifier Output Turn-on Time 2 10  $t_{ON}$ CS High to Amplifier Output High-Z Time  $\frac{G}{CS}$  = +1,  $V_{IN}$  =  $V_{SS}$ ,  $\frac{G}{CS}$  = 0.8  $V_{DD}$  to  $V_{OUT}$  = 0.05  $V_{DD}$  time 0.01 t<sub>OFF</sub> 0.6  $V_{DD} = 5.0V$ , internal switch Hysteresis  $V_{HYST}$ 

#### **TEMPERATURE CHARACTERISTICS**

| <b>Electrical Specifications:</b> Unless otherwise indicated, V <sub>DD</sub> = +2.5V to +5.5V and V <sub>SS</sub> = GND. |                   |      |      |      |       |            |  |  |
|---|-------------------|------|------|------|-------|------------|--|--|
| Parameters  | Sym.              | Min. | Тур. | Max. | Units | Conditions |  |  |
| Temperature Ranges  |                   |      |      |      |       |            |  |  |
| Industrial Temperature Range  | T <sub>A</sub>    | -40  | _    | +85  | °C    |            |  |  |
| Extended Temperature Range  | T <sub>A</sub>    | -40  | _    | +125 | °C    |            |  |  |
| Operating Temperature Range   | T <sub>A</sub>    | -40  | _    | +125 | °C    | (Note 1)   |  |  |
| Storage Temperature Range   | T <sub>A</sub>    | -65  | _    | +150 | °C    |            |  |  |
| Thermal Package Resistances   |                   |      |      |      |       |            |  |  |
| Thermal Resistance, 5L-SOT-23   | $\theta_{JA}$     | _    | 256  | _    | °C/W  |            |  |  |
| Thermal Resistance, 8L-PDIP   | $\theta_{JA}$     | _    | 85   | _    | °C/W  |            |  |  |
| Thermal Resistance, 8L-SOIC   | $\theta_{\sf JA}$ | _    | 163  | _    | °C/W  |            |  |  |
| Thermal Resistance, 8L-MSOP   | $\theta_{JA}$     | _    | 206  | _    | °C/W  |            |  |  |
| Thermal Resistance, 8L-TSSOP  | $\theta_{JA}$     | _    | 124  | _    | °C/W  |            |  |  |
| Thermal Resistance, 14L-PDIP  | $\theta_{JA}$     | _    | 70   | _    | °C/W  |            |  |  |
| Thermal Resistance, 14L-SOIC  | $\theta_{JA}$     | _    | 120  | _    | °C/W  |            |  |  |
| Thermal Resistance, 14L-TSSOP   | $\theta_{JA}$     | _    | 100  | _    | °C/W  |            |  |  |

Note 1: The industrial temperature devices operate over this Extended temperature range, but with reduced performance. In any case, the internal Junction Temperature (T<sub>J</sub>) must not exceed the absolute maximum specification of +150°C.



**FIGURE 1-1:** Timing Diagram for the  $\overline{\text{CS}}$  Pin on the MCP6023.

#### 1.1 Test Circuits

The test circuits used for the DC and AC tests are shown in Figure 1-2 and Figure 1-3. The bypass capacitors are laid out according to the rules discussed in **Section 4.7 "Supply Bypass"**.




FIGURE 1-2: AC and DC Test Circuit for Most Non-Inverting Gain Conditions.




FIGURE 1-3: AC and DC Test Circuit for Most Inverting Gain Conditions.

NOTES:

#### 2.0 TYPICAL PERFORMANCE CURVES

**Note:** The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Input Offset Voltage (Industrial Temperature Parts).






FIGURE 2-2: Input Offset Voltage (Extended Temperature Parts).



**FIGURE 2-3:** Input Offset Voltage vs. Common-Mode Input Voltage with  $V_{DD} = 2.5V$ .



**FIGURE 2-4:** Input Offset Voltage Drift (Industrial Temperature Parts).





FIGURE 2-5: Input Offset Voltage Drift (Extended Temperature Parts).



**FIGURE 2-6:** Input Offset Voltage vs. Common-Mode Input Voltage with  $V_{DD} = 5.5V$ .

Note: Unless otherwise indicated,  $T_A$  = +25°C,  $V_{DD}$  = +2.5V to +5.5V,  $V_{SS}$  = GND,  $V_{CM}$  =  $V_{DD}/2$ ,  $V_{OUT} \approx V_{DD}/2$ ,  $R_L$  = 10 k $\Omega$  to  $V_{DD}/2$  and  $C_L$  = 60 pF.




FIGURE 2-7: Temperature.

Input Offset Voltage vs.




FIGURE 2-8: vs. Frequency.

Input Noise Voltage Density





FIGURE 2-9: Frequency.

CMRR, PSRR vs.








FIGURE 2-10: Output Voltage.

Input Offset Voltage vs.




Input Noise Voltage Density **FIGURE 2-11:** vs. Common-Mode Input Voltage.




**FIGURE 2-12:** 

CMRR, PSRR vs.


Temperature.




**FIGURE 2-13:** Input Bias, Offset Currents vs. Common-Mode Input Voltage.




**FIGURE 2-14:** Quiescent Current vs. Supply Voltage.




**FIGURE 2-15:** Output Short-Circuit Current vs. Supply Voltage.




**FIGURE 2-16:** Input Bias, Offset Currents vs. Temperature.




**FIGURE 2-17:** Quiescent Current vs. Temperature.




**FIGURE 2-18:** Open-Loop Gain, Phase vs. Frequency.




**FIGURE 2-19:** DC Open-Loop Gain vs. Load Resistance.



**FIGURE 2-20:** Small Signal DC Open-Loop Gain vs. Output Voltage Headroom.



**FIGURE 2-21:** Gain Bandwidth Product, Phase Margin vs. Temperature.



**FIGURE 2-22:** DC Open-Loop Gain vs. Temperature.





FIGURE 2-23: Gain Bandwidth Product, Phase Margin vs. Common-Mode Input Voltage.



**FIGURE 2-24:** Gain Bandwidth Product, Phase Margin vs. Output Voltage.







FIGURE 2-25: Slew Rate vs. Temperature.




**FIGURE 2-26:** Total Harmonic Distortion plus Noise vs. Output Voltage with f = 1 kHz.



**FIGURE 2-27:** The MCP6021/1R/2/3/4 Family Shows No Phase Reversal Under Overdrive.



**FIGURE 2-28:** Maximum Output Voltage Swing vs. Frequency.



**FIGURE 2-29:** Total Harmonic Distortion plus Noise vs. Output Voltage with f = 20 kHz.







FIGURE 2-30: Channel-to-Channel Separation vs. Frequency (MCP6022 and MCP6024 only).




**FIGURE 2-31:** Output Voltage Headroom vs. Output Current.



**FIGURE 2-32:** Small Signal Non-Inverting Pulse Response.



**FIGURE 2-33:** Large Signal Non-Inverting Pulse Response.



**FIGURE 2-34:** Output Voltage Headroom vs. Temperature.







FIGURE 2-35: Small Signal Inverting Pulse Response.




**FIGURE 2-36:** Large Signal Inverting Pulse Response.




**FIGURE 2-37:** V<sub>REF</sub> Accuracy vs. Supply Voltage (MCP6021 and MCP6023 only).




**FIGURE 2-38:** Chip Select ( $\overline{CS}$ ) Hysteresis (MCP6023 only) with  $V_{DD} = 2.5V$ .




**FIGURE 2-39:** Chip Select  $(\overline{CS})$  to Amplifier Output Response Time (MCP6023 Only).



**FIGURE 2-40:** V<sub>REF</sub> Accuracy vs. Temperature (MCP6021 and MCP6023 only).



**FIGURE 2-41:** Chip Select (CS) Hysteresis (MCP6023 only) with  $V_{DD} = 5.5V$ .



**FIGURE 2-42:** Measured Input Current vs. Input Voltage (Below  $V_{SS}$ ).

NOTES:

#### 3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| МСР  | P6021    | MCP6021                 | MCP6022              | MCP6023              | MCP6024              |                                       |                                |
|--|----------|-------------------------|----------------------|----------------------|----------------------|---------------------------------------|--------------------------------|
| PDIP, SOIC,<br>MSOP,<br>TSSOP <sup>(1)</sup> | SOT-23-5 | SOT-23-5 <sup>(2)</sup> | PDIP, SOIC,<br>TSSOP | PDIP, SOIC,<br>TSSOP | PDIP, SOIC,<br>TSSOP | Symbol                                | Description                    |
| 6  | 1        | 1                       | 1                    | 6                    | 1                    | V <sub>OUT</sub> , V <sub>OUTA</sub>  | Analog Output (Op Amp A)       |
| 2  | 4        | 4                       | 2                    | 2                    | 2                    | V <sub>IN</sub> -, V <sub>INA</sub> - | Inverting Input (Op Amp A)     |
| 3  | 3        | 3                       | 3                    | 3                    | 3                    | V <sub>IN</sub> +, V <sub>INA</sub> + | Non-Inverting Input (Op Amp A) |
| 7  | 5        | 2                       | 8                    | 7                    | 4                    | $V_{DD}$                              | Positive Power Supply          |
| _  | _        | _                       | 5                    | _                    | 5                    | V <sub>INB</sub> +                    | Non-Inverting Input (Op Amp B) |
| _  | _        | _                       | 6                    | _                    | 6                    | V <sub>INB</sub> -                    | Inverting Input (Op Amp B)     |
| _  |          |                         | 7                    | _                    | 7                    | V <sub>OUTB</sub>                     | Analog Output (Op Amp B)       |
| _  |          | _                       | _                    | _                    | 8                    | V <sub>OUTC</sub>                     | Analog Output (Op Amp C)       |
| _  | _        | _                       | _                    | _                    | 9                    | V <sub>INC</sub> -                    | Inverting Input (Op Amp C)     |
| _  | _        | _                       | _                    | _                    | 10                   | V <sub>INC</sub> +                    | Non-Inverting Input (Op Amp C) |
| 4  | 2        | 5                       | 4                    | 4                    | 11                   | $V_{SS}$                              | Negative Power Supply          |
| _  | _        | _                       | _                    | _                    | 12                   | V <sub>IND</sub> +                    | Non-Inverting Input (Op Amp D) |
| _  | _        | _                       | _                    | _                    | 13                   | V <sub>IND</sub> -                    | Inverting Input (Op Amp D)     |
| _  | _        | _                       | _                    | _                    | 14                   | V <sub>OUTD</sub>                     | Analog Output (Op Amp D)       |
| 5  | _        | _                       | _                    | 5                    | _                    | V <sub>REF</sub>                      | Reference Voltage              |
| _  |          | _                       | _                    | 8                    | _                    | CS                                    | Chip Select                    |
| 1, 8   | _        | _                       | _                    | 1                    | _                    | NC                                    | No Internal Connection         |

Note 1: The MCP6021 in the 8-pin TSSOP package is only available for I-temp (Industrial Temperature) parts.

### 3.1 Analog Outputs

The operational amplifier output pins are low-impedance voltage sources.

#### 3.2 Analog Inputs

The operational amplifier non-inverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

### 3.3 Reference Voltage (V<sub>REF</sub>) MCP6021 and MCP6023

Mid-supply reference voltage is provided by the single operational amplifiers (except in the SOT-23-5 package). This is an unbuffered, resistor voltage divider internal to the part.

# 3.4 Chip Select Digital Input (CS)

This is a CMOS, Schmitt triggered input that places the part into a Low-Power mode of operation.

### 3.5 Power Supply ( $V_{SS}$ and $V_{DD}$ )

The positive power supply pin ( $V_{DD}$ ) is 2.5V to 5.5V higher than the negative power supply pin ( $V_{SS}$ ). For normal operation, the other pins are at voltages between  $V_{SS}$  and  $V_{DD}$ .

Typically, these parts are used in a single (positive) supply configuration. In this case,  $V_{SS}$  is connected to ground and  $V_{DD}$  is connected to the supply.  $V_{DD}$  will need a bypass capacitor.

<sup>2:</sup> The MCP6021R is only available in the 5-pin SOT-23 package and for E-temp (Extended Temperature) parts.

NOTES:

#### 4.0 APPLICATIONS INFORMATION

The MCP6021/1R/2/3/4 family of operational amplifiers is fabricated on Microchip's state-of-the-art CMOS process. The amplifiers are unity-gain stable and suitable for a wide range of general purpose applications.

#### 4.1 Rail-to-Rail Input

#### 4.1.1 PHASE REVERSAL

The MCP6021/1R/2/3/4 operational amplifiers are designed to prevent phase reversal when the input pins exceed the supply voltages. Figure 2-42 shows the input voltage exceeding the supply voltage without any phase reversal.

#### 4.1.2 INPUT VOLTAGE LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins. See the Absolute Maximum Ratings† section.

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors and to minimize Input Bias  $(I_B)$  current.




FIGURE 4-1: Simplified Analog Input ESD Structures.

The input ESD diodes clamp the inputs when they try to go more than one diode drop below  $V_{SS}$ . They also clamp any voltages that go well above  $V_{DD}$ . Their breakdown voltage is high enough to allow normal operation, but not low enough to protect against slow overvoltage (beyond  $V_{DD}$ ) events. Very fast ESD events (that meet the specifications) are limited so that damage does not occur. In some applications, it may be necessary to prevent excessive voltages from reaching the operational amplifier inputs. Figure 4-2 shows one approach to protecting these inputs.

A significant amount of current can flow out of the inputs when the Common-Mode Voltage ( $V_{CM}$ ) is below ground ( $V_{SS}$ ). See Figure 2-42.




FIGURE 4-2: Protecting the Analog Inputs.

#### 4.1.3 INPUT CURRENT LIMITS

In order to prevent damage and/or improper operation of these amplifiers, the circuit must limit the voltages at the input pins. See the Absolute Maximum Ratings† section. Figure 4-3 shows one approach to protecting these inputs. The resistors,  $R_1$  and  $R_2$ , limit the possible currents in or out of the input pins (and the ESD diodes,  $D_1$  and  $D_2$ ). The diode currents will go through either  $V_{DD}$  or  $V_{SS}$ .




FIGURE 4-3: Protecting the Analog Inputs.

#### 4.1.4 NORMAL OPERATION

The input stage of the MCP6021/1R/2/3/4 operational amplifiers uses two differential CMOS input stages in parallel. One operates at a low Common-Mode Voltage (V<sub>CM</sub>) input, while the other operates at high V<sub>CM</sub>. With this topology, the device operates with V<sub>CM</sub> up to 0.3V above V<sub>DD</sub> and 0.3V below V<sub>SS</sub>.


#### 4.2 Rail-to-Rail Output

The maximum output voltage swing is the maximum swing possible under a particular output load. According to the specification table, the output can reach within 20 mV of either supply rail when  $R_L$  = 10 k $\Omega$ . See Figure 2-31 and Figure 2-34 for more information concerning typical performance.

#### 4.3 Capacitive Loads


Driving large capacitive loads can cause stability problems for voltage feedback operational amplifiers. As the load capacitance increases, the feedback loop's phase margin decreases and the closed loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response.

When driving large capacitive loads with these operational amplifiers (e.g., > 60 pF when G = +1), a small series resistor at the output (R $_{\rm ISO}$  in Figure 4-4) improves the feedback loop's phase margin (stability) by making the load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 4-4:** Output Resistor, R<sub>ISO</sub>, Stabilizes Large Capacitive Loads.

Figure 4-5 gives recommended  $R_{ISO}$  values for different capacitive loads and gains. The x-axis is the normalized load capacitance ( $C_L/G_N$ ), where  $G_N$  is the circuit's noise gain. For non-inverting gains,  $G_N$  and the Signal Gain are equal. For inverting gains,  $G_N$  is 1+|Signal Gain| (e.g., -1 V/V gives  $G_N$  = +2 V/V).




**FIGURE 4-5:** Recommended R<sub>ISO</sub> Values for Capacitive Loads.

After selecting  $R_{\rm ISO}$  for your circuit, double-check the resulting frequency response peaking and step response overshoot. Modify  $R_{\rm ISO}$ 's value until the response is reasonable. Evaluation on the bench and simulations with the MCP6021/1R/2/3/4 Spice macro model are helpful.


#### 4.4 Gain Peaking

Figure 2-35 and Figure 2-36 use  $R_F=1~k\Omega$  to avoid (frequency response) gain peaking and (step response) overshoot. The capacitance to ground at the inverting input ( $C_G$ ) is the op amp's Common-mode input capacitance plus board parasitic capacitance.  $C_G$  is in parallel with  $R_G$ , which causes an increase in gain at high frequencies for non-inverting gains greater than 1 V/V (unity gain).  $C_G$  also reduces the phase margin of the feedback loop for both non-inverting and inverting gains.



**FIGURE 4-6:** Non-Inverting Gain Circuit with Parasitic Capacitance.

The largest value of  $R_F$  in Figure 4-6 that should be used is a function of noise gain (see  $G_N$  in **Section 4.3** "Capacitive Loads") and  $C_G$ . Figure 4-7 shows results for various conditions. Other compensation techniques may be used, but they tend to be more complicated to design.




**FIGURE 4-7:** Non-Inverting Gain Circuit with Parasitic Capacitance.

# 4.5 MCP6023 Chip Select (CS)

The MCP6023 is a single amplifier with Chip Select (CS). When  $\overline{\text{CS}}$  is pulled high, the supply current drops to 10 nA (typical) and flows through the  $\overline{\text{CS}}$  pin to  $V_{SS}$ . When this happens, the amplifier output is put into a high-impedance state. By pulling  $\overline{\text{CS}}$  low, the amplifier is enabled. The  $\overline{\text{CS}}$  pin has an internal 5 MΩ (typical) pull-down resistor connected to  $V_{SS}$ , so it will go low if the  $\overline{\text{CS}}$  pin is left floating. Figure 1-1 and Figure 2-39 show the output voltage and supply current response to a  $\overline{\text{CS}}$  pulse.


# 4.6 MCP6021 and MCP6023 Reference Voltage

The single operational amplifiers (MCP6021 and MCP6023), not in the SOT-23-5 package, have an internal mid-supply reference voltage connected to the  $V_{REF}$  pin (see Figure 4-8). The MCP6021 has  $\overline{CS}$  internally tied to  $V_{SS}$ , which always keeps the operational amplifier on and always provides a mid-supply reference. With the MCP6023, taking the  $\overline{CS}$  pin high conserves power by shutting down both the operational amplifier and the  $V_{REF}$  circuitry. Taking the  $\overline{CS}$  pin low turns on the operational amplifier and  $V_{REF}$  circuitry.




**FIGURE 4-8:** Simplified Internal V<sub>REF</sub> Circuit (MCP6021 and MCP6023 only).

See Figure 4-9 for a non-inverting gain circuit using the internal mid-supply reference. The DC Blocking Capacitor ( $C_B$ ) also reduces noise by coupling the operational amplifier input to the source.



**FIGURE 4-9:** Non-Inverting Gain Circuit Using  $V_{REF}$  (MCP6021 and MCP6023 only).

To use the internal mid-supply reference for an inverting gain circuit, connect the  $V_{REF}$  pin to the non-inverting input, as shown in Figure 4-10. The capacitor,  $C_B$ , helps reduce power supply noise on the output.



**FIGURE 4-10:** Inverting Gain Circuit Using V<sub>REF</sub> (MCP6021 and MCP6023 only).

If you don't need the mid-supply reference, leave the  $\ensuremath{V_{REF}}$  pin open.

#### 4.7 Supply Bypass

With this family of operational amplifiers, the power supply pin ( $V_{DD}$  for single supply) should have a local bypass capacitor (i.e., 0.01  $\mu$ F to 0.1  $\mu$ F) within 2 mm for good, high-frequency performance. It also needs a bulk capacitor (i.e., 1  $\mu$ F or larger) within 100 mm to provide large, slow currents. This bulk capacitor can be shared with nearby analog parts.

### 4.8 Unused Operational Amplifiers

An unused operational amplifier in a quad package (MCP6024) should be configured as shown in Figure 4-11. These circuits prevent the output from toggling and causing crosstalk. Circuit A sets the operational amplifier at its minimum noise gain. The resistor divider produces any desired reference voltage within the output voltage range of the operational amplifier. The operational amplifier buffers that reference voltage. Circuit B uses the minimum number of components and operates as a comparator, but it may draw more current.




FIGURE 4-11: Unused Operational Amplifiers.

#### 4.9 PCB Surface Leakage

In applications where low input bias current is critical, PCB (Printed Circuit Board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is  $10^{12}\Omega$ . A 5V difference would cause 5 pA of current to flow, which is greater than the MCP6021/1R/2/3/4 family's bias current at +25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. Figure 4-12 shows an example of this type of layout.




FIGURE 4-12: Example Guard Ring Layout.

- 1. Non-Inverting Gain and Unity Gain Buffer.
  - Connect the guard ring to the inverting input pin (V<sub>IN</sub>-); this biases the guard ring to the Common-mode input voltage.
  - b) Connect the non-inverting pin (V<sub>IN</sub>+) to the input with a wire that does not touch the PCB surface.
- Inverting (Figure 4-12) and Transimpedance Gain Amplifiers (convert current to voltage, such as photo detectors).
  - Connect the guard ring to the non-inverting input pin (V<sub>IN</sub>+). This biases the guard ring to the same reference voltage as the operational amplifier's input (e.g., V<sub>DD</sub>/2 or ground).
  - b) Connect the inverting pin (V<sub>IN</sub>-) to the input with a wire that does not touch the PCB surface.

#### 4.10 High-Speed PCB Layout

Due to their speed capabilities, a little extra care in the PCB (Printed Circuit Board) layout can make a significant difference in the performance of these operational amplifiers. Good PC board layout techniques will help you achieve the performance shown in Section 1.0 "Electrical Characteristics" and Section 2.0 "Typical Performance Curves", while also helping you minimize EMC (Electro-Magnetic Compatibility) issues.

Use a solid ground plane and connect the bypass local capacitor(s) to this plane with minimal length traces. This cuts down inductive and capacitive crosstalk.

Separate digital from analog, low speed from high speed and low power from high power. This will reduce interference.

Keep sensitive traces short and straight. Separate them from interfering components and traces. This is especially important for high-frequency (low rise time) signals.

Sometimes it helps to place guard traces next to victim traces. They should be on both sides of the victim trace and as close as possible. Connect the guard trace to the ground plane at both ends and in the middle for long traces.

Use coax cables (or low-inductance wiring) to route signal and power to and from the PCB.

#### 4.11 Typical Applications

# 4.11.1 A/D CONVERTER DRIVER AND ANTI-ALIASING FILTER

Figure 4-13 shows a third-order Butterworth filter that can be used as an A/D Converter driver. It has a bandwidth of 20 kHz and a reasonable step response. It will work well for conversion rates of 80 ksps and greater (it has 29 dB attenuation at 60 kHz).





FIGURE 4-13: A/D Converter Driver and Anti-Aliasing Filter with a 20 kHz Cutoff Frequency.

This filter can easily be adjusted to another bandwidth by multiplying all capacitors by the same factor. Alternatively, the resistors can all be scaled by another common factor to adjust the bandwidth.

#### 4.11.2 OPTICAL DETECTOR AMPLIFIER

Figure 4-14 shows the MCP6021 operational amplifier used as a transimpedance amplifier in a photo detector circuit. The photo detector looks like a capacitive current source, so the 100 k $\Omega$  resistor gains the input signal to a reasonable level. The 5.6 pF capacitor stabilizes this circuit and produces a flat frequency response with a bandwidth of 370 kHz.



**FIGURE 4-14:** Transimpedance Amplifier for an Optical Detector.

NOTES:

#### 5.0 DESIGN AIDS

Microchip provides the basic design tools needed for the MCP6021/1R/2/3/4 family of operational amplifiers.

#### 5.1 SPICE Macro Model

The latest SPICE macro model available for the MCP6021/1R/2/3/4 operational amplifiers is on Microchip's web site at <a href="https://www.microchip.com">www.microchip.com</a>. This model is intended as an initial design tool that works well in the operational amplifier's linear region of operation at room temperature. There is information on its capabilities within the macro model file.

Bench testing is a very important part of any design and cannot be replaced with simulations. Also, simulation results using this macro model need to be validated by comparing them to the data sheet specifications and characteristic curves.

### 5.2 FilterLab® Software

Microchip's FilterLab® software is an innovative software tool that simplifies analog active filter (using operational amplifiers) design. Available at no cost from the Microchip web site at <a href="https://www.microchip.com/filterlab">www.microchip.com/filterlab</a>, the FilterLab design tool provides full schematic diagrams of the filter circuit with component values. It also outputs the filter circuit in SPICE format, which can be used with the macro model to simulate actual filter performance.

## 5.3 MPLAB<sup>®</sup> Mindi™ Analog Simulator

Microchip's Mindi™ circuit designer and simulator aids in the design of various circuits useful for active filter, amplifier and power management applications. It is a free online circuit designer and simulator available from the Microchip web site at www.microchip.com/mindi. This interactive circuit designer and simulator enables designers to quickly generate circuit diagrams and simulate circuits. Circuits developed using the MPLAB Mindi analog simulator can be downloaded to a personal computer or workstation.

# 5.4 Microchip Advanced Part Selector (MAPS)

MAPS is a software tool that helps semiconductor professionals efficiently identify Microchip devices that fit a particular design requirement. Available at no cost from the Microchip web site at <a href="https://www.microchip.com/maps">www.microchip.com/maps</a>, the MAPS is an overall selection tool for Microchip's product portfolio, that includes analog, memory, MCUs and DSCs. Using this tool you can define a filter to sort features for a parametric search of devices and export side-by-side technical comparison reports. Helpful links are also provided for data sheets, purchasing and sampling of Microchip parts.

# 5.5 Analog Demonstration and Evaluation Boards

Microchip offers a broad spectrum of analog demonstration and evaluation boards that are designed to help you achieve faster time to market. For a complete listing of these boards, and their corresponding user's guides and technical information, visit the Microchip web site at <a href="https://www.microchip.com/analogtools">www.microchip.com/analogtools</a>.

Some boards that are especially useful are:

- MCP6XXX Amplifier Evaluation Board 1
- MCP6XXX Amplifier Evaluation Board 2
- · MCP6XXX Amplifier Evaluation Board 3
- MCP6XXX Amplifier Evaluation Board 4
- · Active Filter Demo Board Kit
- 8-Pin SOIC/MSOP/TSSOP/DIP Evaluation Board, P/N: SOIC8EV
- 14-Pin SOIC/TSSOP/DIP Evaluation Board, P/N: SOIC14EV

#### 5.6 Application Notes

The following Microchip Application Notes are available on the Microchip web site at <a href="https://www.microchip.com/appnotes">www.microchip.com/appnotes</a> and are recommended as supplemental reference resources.

- ADN003, "Select the Right Operational Amplifier for your Filtering Circuits" (DS21821)
- AN722, "Operational Amplifier Topologies and DC Specifications" (DS00722)
- AN723, "Operational Amplifier AC Specifications and Applications" (DS00723)
- AN884, "Driving Capacitive Loads With Op Amps" (DS00884)
- AN990, "Analog Sensor Conditioning Circuits An Overview" (DS00990)
- AN1177, "Op Amp Precision Design: DC Errors" (DS01177)
- AN1228, "Op Amp Precision Design: Random Noise" (DS01228)


These application notes and others are listed in the design guide: "Signal Chain Design Guide" (DS21825).

NOTES:

#### 6.0 PACKAGING INFORMATION


#### 6.1 **Package Marking Information**

5-Lead SOT-23 (MCP6021/MCP6021R)





| Device                        | E-Temp Code |  |  |  |
|-------------------------------|-------------|--|--|--|
| MCP6021                       | EYNN        |  |  |  |
| MCP6021R                      | EZNN        |  |  |  |
| Note: Applies to 5 Load SOT 2 |             |  |  |  |


Applies to 5-Lead SOT-23




8-Lead PDIP (300 mil)







8-Lead SOIC (150 mil)





Example:



OR

OR



Legend: XX...X Customer-specific information

Υ Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01')

Alphanumeric traceability code NNN

Pb-free JEDEC® designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## **Package Marking Information (Continued)**

8-Lead MSOP








8-Lead TSSOP




Example:



14-Lead PDIP (300 mil) (MCP6024)




Example:



OR


## **Package Marking Information (Continued)**


14-Lead SOIC (150 mil) (MCP6024)




OR

Example:






14-Lead TSSOP (MCP6024)





Example:



# 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-091-OT Rev H Sheet 1 of 2

### 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS      |            |          |      |  |
|--------------------------|------------------|------------|----------|------|--|
| Dimension                | Limits           | MIN        | NOM      | MAX  |  |
| Number of Pins           | Number of Pins N |            |          |      |  |
| Pitch                    | е                |            | 0.95 BSC |      |  |
| Outside lead pitch       | e1               |            | 1.90 BSC |      |  |
| Overall Height           | Α                | 0.90 - 1.4 |          |      |  |
| Molded Package Thickness | A2               | 0.89       | -        | 1.30 |  |
| Standoff                 | A1               | -          | -        | 0.15 |  |
| Overall Width            | Е                | 2.80 BSC   |          |      |  |
| Molded Package Width     | E1               |            | 1.60 BSC |      |  |
| Overall Length           | D                |            | 2.90 BSC |      |  |
| Foot Length              | L                | 0.30       | -        | 0.60 |  |
| Footprint                | L1               | 0.60 REF   |          |      |  |
| Foot Angle               | θ                | 0° - 10°   |          |      |  |
| Lead Thickness           | С                | 0.08       | -        | 0.26 |  |
| Lead Width               | b                | 0.20       | -        | 0.51 |  |

#### Notes:

- 1. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25mm per side.


Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-091-OT Rev H Sheet 2 of 2

# 5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

|                         | MILLIMETERS |          |     |      |  |
|-------------------------|-------------|----------|-----|------|--|
| Dimension               | MIN         | NOM      | MAX |      |  |
| Contact Pitch           | Е           | 0.95 BSC |     |      |  |
| Contact Pad Spacing     | С           | 2.80     |     |      |  |
| Contact Pad Width (X5)  | Х           |          |     | 0.60 |  |
| Contact Pad Length (X5) | Υ           |          |     | 1.10 |  |
| Distance Between Pads   | G           | 1.70     |     |      |  |
| Distance Between Pads   | GX          | 0.35     |     | ·    |  |
| Overall Width           | Z           |          |     | 3.90 |  |

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091-OT Rev H

## 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing No. C04-018-P Rev F Sheet 1 of 2

### 8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



# ALTERNATE LEAD DESIGN (NOTE 5)



|                            | Units     |      |          |      |
|----------------------------|-----------|------|----------|------|
| Dimensio                   | on Limits | MIN  | NOM      | MAX  |
| Number of Pins             | N         |      | 8        |      |
| Pitch                      | е         |      | .100 BSC |      |
| Top to Seating Plane       | Α         | -    | -        | .210 |
| Molded Package Thickness   | A2        | .115 | .130     | .195 |
| Base to Seating Plane      | A1        | .015 | -        | -    |
| Shoulder to Shoulder Width | E         | .290 | .310     | .325 |
| Molded Package Width       | E1        | .240 | .250     | .280 |
| Overall Length             | D         | .348 | .365     | .400 |
| Tip to Seating Plane       | Г         | .115 | .130     | .150 |
| Lead Thickness             | С         | .008 | .010     | .015 |
| Upper Lead Width           | b1        | .040 | .060     | .070 |
| Lower Lead Width           | b         | .014 | .018     | .022 |
| Overall Row Spacing §      | eB        | -    | -        | .430 |


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- $5. \ \ \text{Lead design above seating plane may vary, based on assembly vendor.}$

Microchip Technology Drawing No. C04-018-P Rev F Sheet 2 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SN Rev K Sheet 1 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS |          |          |      |  |
|--------------------------|-------------|----------|----------|------|--|
| Dimension                | Limits      | MIN      | NOM      | MAX  |  |
| Number of Pins           | Ν           | 8        |          |      |  |
| Pitch                    | е           |          | 1.27 BSC |      |  |
| Overall Height           | Α           | -        | _        | 1.75 |  |
| Molded Package Thickness | A2          | 1.25     | _        | -    |  |
| Standoff §               | A1          | 0.10     | _        | 0.25 |  |
| Overall Width            | Е           | 6.00 BSC |          |      |  |
| Molded Package Width     | E1          | 3.90 BSC |          |      |  |
| Overall Length           | D           | 4.90 BSC |          |      |  |
| Chamfer (Optional)       | h           | 0.25     | _        | 0.50 |  |
| Foot Length              | L           | 0.40     | _        | 1.27 |  |
| Footprint                | L1          |          | 1.04 REF |      |  |
| Lead Thickness           | С           | 0.17     | _        | 0.25 |  |
| Lead Width               | b           | 0.31     | _        | 0.51 |  |
| Lead Bend Radius         | R           | 0.07     | _        | _    |  |
| Lead Bend Radius         | R1          | 0.07     | _        | _    |  |
| Foot Angle               | θ           | 0°       | _        | 8°   |  |
| Mold Draft Angle         | θ1          | 5°       | _        | 15°  |  |
| Lead Angle               | θ2          | 0°       | _        | _    |  |


#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SN Rev K Sheet 2 of 2

### 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 ln.) Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

|                         | MILLIMETERS   |     |          |      |  |
|-------------------------|---------------|-----|----------|------|--|
| Dimension               | MIN           | NOM | MAX      |      |  |
| Contact Pitch           | ntact Pitch E |     | 1.27 BSC |      |  |
| Contact Pad Spacing     | С             |     | 5.40     |      |  |
| Contact Pad Width (X8)  | X1            |     |          | 0.60 |  |
| Contact Pad Length (X8) | Y1            |     |          | 1.55 |  |

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SN Rev K

## 8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111-MS Rev F Sheet 1 of 2

# 8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | s                      | MILLIMETERS |          |          |      |  |
|--------------------------|------------------------|-------------|----------|----------|------|--|
|                          | <b>Dimension Limit</b> | s           | MIN      | NOM      | MAX  |  |
| Number of Terminals      | N                      |             |          | 8        |      |  |
| Pitch                    | е                      |             |          | 0.65 BSC |      |  |
| Overall Height           | А                      |             | _        | _        | 1.10 |  |
| Standoff                 | A1                     |             | 0.00     | _        | 0.15 |  |
| Molded Package Thickness | A2                     |             | 0.75     | 0.85     | 0.95 |  |
| Overall Length           | D                      |             |          | 3.00 BSC |      |  |
| Overall Width            | E                      |             |          | 4.90 BSC |      |  |
| Molded Package Width     | E1                     |             |          | 3.00 BSC |      |  |
| Terminal Width           | b                      |             | 0.22     | _        | 0.40 |  |
| Terminal Thickness       | С                      |             | 0.08     | _        | 0.23 |  |
| Terminal Length          | L                      |             | 0.40     | 0.60     | 0.80 |  |
| Footprint                | L1                     |             |          | 0.95 REF |      |  |
| Lead Bend Radius         | R                      |             | 0.07 – – |          |      |  |
| Lead Bend Radius         | R1                     |             | 0.07 – – |          |      |  |
| Foot Angle               | θ                      |             | 0°       | _        | 8°   |  |
| Mold Draft Angle         | θ1                     |             | 5°       | _        | 15°  |  |

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111-MS Rev F Sheet 2 of 2

# 8-Lead Plastic Micro Small Outline Package (MS) - 3x3 mm Body [MSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                                 | MILLIMETERS      |      |      |      |
|---------------------------------|------------------|------|------|------|
| Dimension                       | Dimension Limits |      |      | MAX  |
| Contact Pitch                   | E                |      |      |      |
| Contact Pad Spacing             | С                |      | 4.40 |      |
| Contact Pad Width (X8)          | Х                |      |      | 0.45 |
| Contact Pad Length (X8)         | Υ                |      |      | 1.45 |
| Contact Pad to Contact Pad (X4) | G1               | 2.95 |      |      |
| Contact Pad to Contact Pad (X6) | GX               | 0.20 |      |      |

### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2111-MS Rev F

# 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging






Microchip Technology Drawing C04-086 Rev C Sheet 1 of 2

# 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS |          |          |      |  |
|--------------------------|-------------|----------|----------|------|--|
| Dimension                | MIN         | NOM      | MAX      |      |  |
| Number of Pins           | N           |          | 8        |      |  |
| Pitch                    | е           |          | 0.65 BSC |      |  |
| Overall Height           | Α           | 1        | -        | 1.20 |  |
| Molded Package Thickness | A2          | 0.80     | 1.00     | 1.05 |  |
| Standoff                 | A1          | 0.05     | -        | -    |  |
| Overall Width            | Е           |          | 6.40 BSC |      |  |
| Molded Package Width     | E1          | 4.30     | 4.40     | 4.50 |  |
| Overall Length           | D           | 2.90     | 3.00     | 3.10 |  |
| Foot Length              | L           | 0.45     | 0.60     | 0.75 |  |
| Footprint                | L1          | 1.00 REF |          |      |  |
| Lead Thickness           | С           | 0.09     | -        | 0.25 |  |
| Foot Angle               | $\varphi$   | 0°       | 4°       | 8°   |  |
| Lead Width               | b           | 0.19     | -        | 0.30 |  |

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086 Rev C Sheet 2 of 2

# 14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### Notes:


- 1. Pin 1 visual index feature may vary, but must be located with the hatched area.
- 2. § Significant Characteristic.
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

## 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065C Sheet 1 of 2

# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS |             |          |      |  |
|--------------------------|-------------|-------------|----------|------|--|
| Dimension Limits         |             | MIN         | NOM      | MAX  |  |
| Number of Pins           | N           |             | 14       |      |  |
| Pitch                    | е           |             | 1.27 BSC |      |  |
| Overall Height           | Α           | =           | -        | 1.75 |  |
| Molded Package Thickness | A2          | 1.25        | ı        | -    |  |
| Standoff §               | A1          | 0.10        | -        | 0.25 |  |
| Overall Width            | E           | 6.00 BSC    |          |      |  |
| Molded Package Width     | E1          |             | 3.90 BSC |      |  |
| Overall Length           | D           | 8.65 BSC    |          |      |  |
| Chamfer (Optional)       | h           | 0.25        | -        | 0.50 |  |
| Foot Length              | L           | 0.40        | -        | 1.27 |  |
| Footprint                | L1          |             | 1.04 REF |      |  |
| Lead Angle               | Θ           | 0°          | ı        | -    |  |
| Foot Angle               | φ           | 0° - 8'     |          |      |  |
| Lead Thickness           | С           | 0.10 - 0.25 |          |      |  |
| Lead Width               | b           | 0.31        | -        | 0.51 |  |
| Mold Draft Angle Top     | α           | 5°          | _        | 15°  |  |
| Mold Draft Angle Bottom  | β           | 5°          | _        | 15°  |  |

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

# 14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                       | Units            | l l      | S    |      |
|-----------------------|------------------|----------|------|------|
| Dimension             | Dimension Limits |          | NOM  | MAX  |
| Contact Pitch         | E                | 1.27 BSC |      |      |
| Contact Pad Spacing   | С                |          | 5.40 |      |
| Contact Pad Width     | Х                |          |      | 0.60 |
| Contact Pad Length    | Υ                |          |      | 1.50 |
| Distance Between Pads | Gx               | 0.67     |      |      |
| Distance Between Pads | G                | 3.90     |      |      |

## Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2065A

# 14-Lead Thin Shrink Small Outline Package [ST] – 4.4 mm Body [TSSOP]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-087 Rev E Sheet 1 of 2

# 14-Lead Thin Shrink Small Outline Package [ST] – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



|                          | MILLIMETERS      |          |          |      |  |
|--------------------------|------------------|----------|----------|------|--|
|                          | Dimension Limits | MIN      | NOM      | MAX  |  |
| Number of Terminals      | N                |          | 14       |      |  |
| Pitch                    | е                |          | 0.65 BSC |      |  |
| Overall Height           | Α                | ı        | _        | 1.20 |  |
| Standoff                 | A1               | 0.05     | _        | 0.15 |  |
| Molded Package Thickness | A2               | 0.80     | 1.00     | 1.05 |  |
| Overall Length           | D                | 4.90     | 5.00     | 5.10 |  |
| Overall Width            | E                | 6.40 BSC |          |      |  |
| Molded Package Width     | E1               | 4.30     | 4.40     | 4.50 |  |
| Terminal Width           | b                | 0.19     | _        | 0.30 |  |
| Terminal Thickness       | С                | 0.09     | _        | 0.20 |  |
| Terminal Length          | L                | 0.45     | 0.60     | 0.75 |  |
| Footprint                | L1               |          | 1.00 REF |      |  |
| Lead Bend Radius         | R1               | 0.09     | _        | _    |  |
| Lead Bend Radius         | R2               | 0.09     | _        | _    |  |
| Foot Angle               | θ1               | 0°       | _        | 8°   |  |
| Mold Draft Angle         | θ2               |          | 12° REF  | _    |  |
| Mold Draft Angle         | θ3               | -        | 12° REF  | _    |  |

### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-087 Rev E Sheet 2 of 2

# 14-Lead Thin Shrink Small Outline Package [ST] – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

|                                  | N   | <b>IILLIMETER</b> | S    |      |  |
|----------------------------------|-----|-------------------|------|------|--|
| Dimension                        | MIN | NOM               | MAX  |      |  |
| Contact Pitch                    | Е   | 0.65 BSC          |      |      |  |
| Contact Pad Spacing              | С   |                   | 5.90 |      |  |
| Contact Pad Width (Xnn)          | Х   |                   |      | 0.45 |  |
| Contact Pad Length (Xnn)         | Υ   |                   |      | 1.45 |  |
| Contact Pad to Contact Pad (Xnn) | G   | 0.20              |      |      |  |

### Notes

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2087 Rev E

# MCP6021/1R/2/3/4

NOTES:

## APPENDIX A: REVISION HISTORY

## Revision F (April 2023)

The following is a list of modifications:

- Added Section "Product Identification System (Automotive)".
- Updated 6.0 "Packaging Information"

## **Revision E (January 2017)**

The following is the list of modifications:

- Updated the AC Electrical Characteristics table.
- Added Section 4.1.2, Input Voltage Limits and Section 4.1.3, Input Current Limits.
- 3. Added package information for 8-pin TSSOP.
- Various typographical edits.

### **Revision D (February 2009)**

The following is the list of modifications:

- Changed all references to 6.0V back to 5.5V throughout document.
- Design Aids: Name change for Mindi Simulation Tool.
- Section 1.0, Electrical Characteristics, Section
   "": Corrected "Maximum Output Voltage Swing"
   condition from 0.9V Input Overdrive to 0.5V
   Input Overdrive.
- Section 1.0, Electrical Characteristics, Section "AC Electrical Characteristics": Changed Phase Margin condition from G = +1 to G= +1 V/V.
- Section 1.0, Electrical Characteristics, Section
   "AC Electrical Characteristics": Changed
   Settling Time, 0.2% condition from G = +1 to
   G = +1 V/V.
- 6. Section 1.0, Electrical Characteristics: Added Section 1.1, Test Circuits
- Section 5.0, Design Aids: Name change for Mindi Simulation Tool. Added new boards to Section 5.5, Analog Demonstration and Evaluation Boards and new application notes to Section 5.6, Application Notes.
- 8. Updates Appendix A: "Revision History"

### Revision C (December 2005)

The following is the list of modifications:

- Added SOT-23-5 package option for single op amps MCP6021 and MCP6021R (E-temp only).
- Added MSOP-8 package option for E-temp single op amp (MCP6021).
- Corrected package drawing on front page for dual op amp (MCP6022).
- Clarified spec conditions (I<sub>SC</sub>, PM and THD+N) in Section 2.0, Typical Performance Curves.

- 5. Added Section 3.0, Pin Descriptions.
- 6. Updated Section 4.0, Applications Information for THD+N, unused op amps, and gain peaking discussions.
- Corrected and updated package marking information in Section 6.0, Packaging Information.
- 8. Added Appendix A: "Revision History".

### **Revision B (November 2003)**

· Second Release of this Document

## Revision A (November 2001)

· Original Release of this Document

# MCP6021/1R/2/3/4

NOTES:

# PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.                 | [X] <sup>(1)</sup>  | ¥  | /XX   | /XXX  | E  | xamples   | :  |  |
|--------------------------|---|--|---|-------|----|-----------|--|--|
| Device                   | <br>Tape and Reel<br>Option   | <br>Temperature<br>Range   | <br>Package   | Class | a  | ) MCP602  | 21T-E/OT:  | Tape and Reel,<br>Extended temperature,<br>5LD SOT-23  |
|                          | -   |  |   |       | b  | ) MCP602  | 21-E/P:  | Extended temperature, 8LD PDIP   |
| Device:                  | •   | Op Amp<br>Op Amp   |   |       | c) | ) MCP602  | 21-E/SN:   | Extended temperature, 8LD SOIC   |
|                          | (Tape<br>MSOF   | and Reel for SOT-2   | 3, SOIC, TSS  | OP,   | d  | ,         | 1RT-E/OT:  | Tape and Reel,<br>Extended temperature,<br>5LD SOT-23  |
|                          | MCP6021R Single MCP6021RT Single  | Op Amp<br>Op Amp   |   |       | e. | ) MCP602  | 22-I/P:  | Industrial temperature,<br>8LD PDIP  |
|                          | ` '   | and Reel for SOT-2  p Amp  | 3)  |       | f) | MCP602    | 22-E/P:  | Extended temperature, 8LD PDIP   |
|                          | (Tape   | op Amp<br>and Reel for SOIC a<br>Op Amp w/CS   | and TSSOP)  |       | g  | ) MCP602  | 22T-E/ST:  | Tape and Reel,<br>Extended temperature,<br>8LD TSSOP   |
|                          | MCP6023T Single   | Op Amp w/CS<br>and Reel for SOIC   | d TCCOD)  |       | h) | ) MCP602  | 23-I/P:  | Industrial temperature,<br>8LD PDIP  |
|                          | MCP6024 Quad  | Ор Атр   | and 1550P)  |       | i) | MCP602    | 23-E/P:  | Extended temperature, 8LD PDIP   |
|                          |   | Op Amp<br>and Reel for SOIC a  | and TSSOP)  |       | j) | MCP602    | 23-E/SN:   | Extended temperature, 8LD SOIC   |
| Town and Book            | Disab - Otsas dand -  |  |   |       | k) | ) MCP602  | 24-I/SL:   | Industrial temperature, 14LD SOIC.   |
| Tape and Reel<br>Option: | Blank = Standard p<br>T = Tape and F  |  | ray)  |       | l) | MCP602    | 24-E/SL:   | Extended temperature, 14LD SOIC  |
| Temperature<br>Range:    |   | 85°C (Industrial)<br>125°C (Extended)  |   |       | m  | n) MCP602 | 24T-E/ST:  | Tape and Reel,<br>Extended temperature,<br>14LD TSSOP.   |
| Package:                 | MS = Plastic MS P = Plastic DIP SN = Plastic SO SL = Plastic SO ST = Plastic TSS MCP6023) | all Outline Transisto,<br>, MCP6021R)<br>OP, 8-Lead (MCP60<br>(100 mil Body), 8-L<br>(100 mil Body), 8-L<br>(100 mil Body), 100 mil Body), 100<br>(100 mil Body), 100 mil Body), 100<br>(100 mil Body), 100 mil Body), 100 mil Body), 100 mil Body | 021)<br>Lead, 14-Lead<br>B-Lead<br>4-Lead<br>6021, MCP602 |       | N  | ote 1:    | the catalog part<br>identifier is used<br>and is not printe<br>Check with you<br>for package ava<br>Reel option.<br>Automotive par | identifier only appears in<br>a number description. This<br>d for ordering purposes<br>ad on the device package.<br>r Microchip Sales Office<br>ailability with the Tape and<br>ts (E-temperature rating)<br>qualified, Grade 1. |
| Class                    | Blank = Non-Auton<br>VAO = Automotive   |  |   |       |    |           |  |  |
|                          |   |  |   |       |    |           |  |  |

# PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.                 | [X] <sup>(1)</sup>                           | X<br>T   | /XX             | /XXX  | Ex | amples: |   |   |
|--------------------------|--|--|-----------------|-------|----|---------|---|---|
| Device                   | Tape and Reel<br>Option                      | Temperature<br>Range   | Package         | Class | a) | MCP6021 | I-E/MSVAO:  | Automotive,<br>Extended temperature,<br>8LD-MSOP  |
|                          | ·  |  |                 |       | b) | MCP6021 | I-E/STVAO:  | Automotive,<br>Extended temperature,<br>8LD TSSOP   |
| Device:                  | MCP6021T Single                              | Op Amp Op Amp and Reel for SOT-2 O   | 3, SOIC, TSS    | OP,   | c) | MCP6021 | IT-E/OTVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>5LD SOT-23  |
|                          | MCP6021R Single<br>MCP6021RT Single<br>(Tape |  | 3)              |       | d) | MCP6021 | I-E/SNVAO:  | Automotive,<br>Extended temperature,<br>8LD SOIC  |
|                          | MCP6022 Dual (<br>MCP6022T Dual (<br>(Tape   | Dp Amp<br>Dp Amp<br>and Reel fo <u>r S</u> OIC ส                                       | •               |       | e) | MCP6021 | IT-E/SNVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>8LD SOIC  |
|                          | MCP6023T Single<br>(Tape                     | Op Amp w/CS Op Amp w/CS and Reel for SOIC a  | and TSSOP)      |       | f) | MCP6021 | IT-E/MSVAO:   | Tape and Reel<br>Automotive,<br>Extended temperature,<br>8LD-MSOP   |
|                          | MCP6024T Quad                                | Op Amp<br>and Reel for SOIC a  | and TSSOP)      |       | g) | MCP6021 | IT-E/STVAO:   | Tape and Reel, Automotive, Extended temperature, 8LD TSSOP  |
| Tape and Reel<br>Option: | Blank = Standard p<br>T = Tape and I         |  | ray)            |       | h) | MCP6021 | RT-E/OTVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>5LD SOT-23  |
| Temperature<br>Range:    | $E = -40^{\circ}C \text{ to } +$             | -125°C (Extended)  |                 |       | i) | MCP6022 | 2-E/SNVAO:  | Automotive,<br>Extended temperature,<br>8LD, SOIC.  |
| Package:                 | (MCP6021                                     | all Outline Transisto<br>; MCP6021R)   |                 | Lead  | j) | MCP6022 | 2-E/STVAO:  | Automotive,<br>Extended temperature,<br>8LD TSSOP.  |
|                          | SN = Plastic SO<br>SL = Plastic SO           | OP, 8-Lead (MCP60<br>IC (150 mil Body), 8<br>IC (150 mil Body), 1<br>SOP, 8-Lead (MCP6 | -Lead<br>4-Lead | 2.    | k) | MCP6022 | ?T-E/SNVAO:   | Tape and Reel, Automotive, Extended temperature, 8LD SOIC   |
|                          | MCP6023)                                     |  |                 | ,     | 1) | MCP6022 | ?T-E/STVAO:   | Tape and Reel, Automotive, Extended temperature, 8LD TSSOP  |
| Class                    | Blank = Non-Auton                            |  |                 |       |    |         |   |   |
|                          | THE PROPERTY.                                | -  |                 |       | No | 2:      | the catalog par<br>identifier is use<br>and is not print<br>Check with yor<br>for package av<br>Reel option.<br>Automotive pa | identifier only appears in<br>t number description. This<br>ed for ordering purposes<br>ed on the device package.<br>ur Microchip Sales Office<br>ailability with the Tape and<br>rts (E-temperature rating)<br>qualified, Grade 1. |
|                          |  |  |                 |       |    |         |   |   |

# PRODUCT IDENTIFICATION SYSTEM (AUTOMOTIVE, CONTINUED)

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO.                 | [X] <sup>(1)</sup>  | ¥  | /XX                                   | /XXX  | E  | xample       | s:  |   |
|--------------------------|---|--|---------------------------------------|-------|----|--------------|---|---|
| Device                   | Tape and Reel<br>Option   | Temperature<br>Range   | Package                               | Class | a) | MCP6         | 023-E/SNVAO:  | Automotive,<br>Extended temperature,<br>8LD SOIC  |
|                          | -   |  |                                       |       | b) | MCP6         | 023-E/STVAO:  | Automotive,<br>Extended temperature,<br>8LD TSSOP   |
| Device:                  | MCP6021T Single   | Op Amp<br>Op Amp<br>and Reel for SOT-23  | 3, SOIC, TSS                          | OP,   | c) | MCP6         | 023T-E/SNVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>8LD SOIC  |
|                          | \ '   |  | 3)                                    |       | d) | MCP6         | 023T-E/STVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>8LD TSSOP   |
|                          | MCP6022T Dual C<br>(Tape  | op Amp<br>and Reel fo <u>r S</u> OIC a   | and TSSOP)                            |       | e) | MCP6         | 024-E/SLVAO:  | Automotive,<br>Extended temperature,<br>14LD SOIC   |
|                          | MCP6023T Single<br>(Tape  | Op Amp w/CS Op Amp w/CS and Reel for SOIC a  | and TSSOP)                            |       | f) | MCP6         | 024-E/STVAO:  | Automotive,<br>Extended temperature,<br>14LD TSSOP  |
|                          | MCP6024T Quad   | Op Amp<br>Op Amp<br>and Reel for SOIC a  | and TSSOP)                            |       | g) | MCP6         | 024T-E/SLVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>14LD SOIC   |
| Tape and Reel<br>Option: | Blank = Standard p<br>T = Tape and F                                      |  | ay)                                   |       | h) | MCP6         | 024T-E/STVAO:   | Tape and Reel,<br>Automotive,<br>Extended temperature,<br>14LD TSSOP  |
| Temperature<br>Range:    | E = -40°C to +  | 125°C (Extended)   |                                       |       |    |              |   |   |
| Package:                 | MS = Plastic MS SN = Plastic SO SL = Plastic SO ST = Plastic TSS MCP6023) | all Outline Transistor; MCP6021R) OP, 8-Lead (MCP60 C (150 mil Body), 8- C (150 mil Body), 1- SOP, 8-Lead (MCP60 | 21)<br>-Lead<br>4-Lead<br>021, MCP602 |       | N  | ote 1:<br>2: | the catalog par<br>identifier is use<br>and is not print<br>Check with you<br>for package av<br>Reel option.<br>Automotive pa | i identifier only appears in<br>rt number description. This<br>ed for ordering purposes<br>led on the device package.<br>Jur Microchip Sales Office<br>railability with the Tape and<br>orts (E-temperature rating)<br>of qualified, Grade 1. |
| Class                    | Blank = Non-Autom<br>VAO = Automotive                                     |  |                                       |       |    |              |   |   |
|                          |   |  |                                       |       |    |              |   |   |

### Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
  mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
  continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <a href="https://www.microchip.com/en-us/support/design-help/client-support-services">https://www.microchip.com/en-us/support/design-help/client-support-services</a>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach. Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2001-2023, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-2291-8



# Worldwide Sales and Service

### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

**Atlanta** Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX

Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980

Fax: 905-695-2078

### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

**China - Chongqing** Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

**China - Hangzhou** Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

**China - Shenyang** Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300 China - Xian

Tel: 86-29-8833-7252

**China - Xiamen** Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910

Fax: 45-4485-2829 **Finland - Espoo** Tel: 358-9-4520-820

France - Paris Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79 **Germany - Garching** 

Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

**Germany - Heilbronn** Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Padova Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820